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ABSTRACT
As the cost of building new semiconductor manufacturing facilities continues to increase,
companies will be forced to utilize their equipment more efficiently. This thesis
examines three different operational policies at Digital Semiconductor's Fab-6 facility and
their potential impact on cycle time and work in progress (WIP) levels. A dynamic
simulation of the fabrication facility was developed in order to analyze how these policies
impact the aforementioned metrics.
The first policy investigated was the company's existing batching policy for their furnace
operations. The results indicated that substantial improvements in cycle time could be
realized at low volumes by modifying their present practices. The impact that non-
standard material, such as hot lots and engineering material, has in the fab was also
investigated. The simulation results showed that as the proportion of hot lots increased,
the cycle time of regular lots increased. It appears that limiting the amount of hot lots to
between 10%-20% of total WIP would be the most effective. The impact that
engineering material has on regular lot cycle time was found to be dependent on two
factors; the number of engineering lots in the system and the development stage of the
new process. Given that regular lot cycle time is dependent upon what stage of the
development the new process is in, the division's development cycle was also
documented. This information should help capacity planners create more accurate
models of the fabrication facility.
Thesis Supervisors: Dr. Stanley Gershwin, Department of Mechanical Engineering
Prof. Yashan Wang, Sloan School of Management
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1. Introduction
1.1 Motivation
With increasing competition in the semiconductor industry, Digital Equipment
Corporation's Semiconductor Division transformed their manufacturing strategy to beat
the competition to the market. The division adopted a "One Bucket" model with the goal
of introducing new products to the market faster. With this new model, manufacturing
and development are conducted in one fabrication facility (fab), a semiconductor
manufacturing facility. In this new environment there is an increasing need to understand
how the operational policies affect the utilization of capacity, cycle time and work in
progress (WIP).
These three metrics were chosen based on their strategic implications. Given the
capital-intensive nature of the semiconductor industry, it is critical Digital utilizes its
existing equipment sets efficiently and effectively. Fabrication facilities can cost over $2
billion to build and equip. This significant investment cost necessitates the need for
companies to understand their fab's capacity in order to minimize unnecessary capacity
expansion costs. Reducing cycle time leads to a reduction in leadtimes, which increases a
company's competitive edge through improved customer satisfaction levels. In addition,
studies have shown that smaller cycle times reduce the chance of yield losses that occur
due to particle contamination. The less time a wafer is exposed to particles, the lower the
probability of defects. Reduction in WIP can also have significant financial implications.
Creating WIP binds the financing of a company and therefore a valid objective is to
reduce the overall WIP levels in the fab. Due to the small product life cycles of the
products, reducing WIP also reduces the amount of material that needs to be scrapped due
to obsolescence.
1.2 Problem Definition
The Semiconductor Division wanted to investigate the impact their existing
batching policies and their non-standard material such as development and hot lots have
on the aforementioned metrics. In order to determine the effect of Digital's various
policies, a dynamic simulation was developed. The division purchased Factory Explorer,
a costing simulation tool used to analyze the effect of existing operational policies. A
team was formed to collect all the necessary data. This included processing times, routes,
machine down times and demand information to create a factory level model. The scope
of the project included analysis of each of the three areas of concern as well as the
development of recommendations on how to improve factory performance. The
development cycle was also documented to aid the division in modeling the impact of
engineering work.
1.2.1 Batching Analysis
Batch tools have the capability of processing multiple lots simultaneously. A batch
policy is defined here as the minimum number of lots that are required before processing
can begin on the batch tool. Batching policies are of particular interest due to the long
lead times of the batch equipment. The situation is complicated by the fact that the batch
tools release lots to serial tools which result in sporadic arrivals at the serial tools. Serial
tools are different from batch tools in that they process only individual wafers or lots at
once. This non-uniform flow results in WIP starvation or WIP overloading at the
successive serial steps. This phenomena causes inefficiencies which affect cycle time and
subsequently customer satisfaction levels. In order to determine what the batching
policies should be, three different static batching polices were analyzed using the
simulation tool. The first policy is the greedy policy where a batch is started at the
furnaces as soon as a furnace is available and there is at least one lot waiting. The
second policy that was analyzed is the full batch policy. In this case, a furnace is not
started until the number of lots ready for processing is enough to fill the furnace. The
third policy is an intermediate policy where a furnace is started after a given number of
lots become available. This case replicates Digital's current batching policy. The
industrial engineers, responsible for capacity planning, are concerned that under the
current factory loading that this policy is adversely affecting cycle time. Based on the
results of the analysis, Digital should be able to make an informed decision about its
batching policies and increase the performance of the facility.
1.2.2 Engineering Work
Engineering lots are experimental lots that are processed in the fabrication facility
alongside regular lots. They are used to develop and test new process technologies and
can be generated for a variety of reasons; such as advanced development work, yield
improvement tests and tests for improvement in processing to increase capacity and
reduce costs. These lots typically follow the same process routing as regular lots but are
subject to additional tests at certain operations. To fully understand how engineering
development is done in the fab, the development cycle was documented. This should
help capacity planners determine when testing of various product lines will be taking
place. The current system for tracking engineering lots is manual and not fully understood
by the industrial engineers. This project documents the current process for
creating/tracking engineering experiments as well as suggesting new processes for
tracking split lots in the future. Sensitivity analysis was performed using Factory
Explorer to determine how engineering lots affect both capacity and cycle time of regular
lots. Understanding these effects will allow management to understand the trade-off
regarding how much engineering material can and should be run alongside regular,
revenue generating lots given the fab's capacity.
1.2.3 Hot lots
Hot lots are defined as material that are given higher priority over regular lots and are
therefore expedited through the fab. They follow the same route as regular material and
are subject to the same process conditions. Digital's Fab-6 presently has a large number
of hot lots and this condition is expected to continue in the future. Therefore, the
division would like to understand the impact that non-standard material has on regular
lots. Hot lots are sometimes referred to as a necessary evil. Managers perceive them as a
source of disruption in the manufacturing facility, but at the same time they provide
flexibility by providing marketing and development with quick turnaround times. [1]
This thesis will determine the impact that hot lots have on regular lot cycle times for
various amounts of hot lots in the system. This analysis should show whether or not there
is a point above which increasing the number of hot lots in the system significantly
decreases the performance of regular lots.
1.3 Thesis Structure
This thesis examines different operational policies in a combined development and
production environment. To analyze the various issues described earlier, a discrete event
simulator was built. The research work conducted for this thesis was done at Digital
Equipment Corporation's Semiconductor Division in Hudson, Massachusetts. It should
be noted that during the time the research was being conducted, Digital Equipment
Corporation announced the sale of the Semiconductor Division to Intel Corporation
pending the government's approval. The change of ownership could eliminate all
development work from the facility.
The rest of the thesis is organized as follows. Chapter 2 provides a brief background of
the semiconductor industry and Digital Equipment and also includes an overview of the
fabrication process. Chapter 3 outlines Digital's "One Bucket Model" and how
engineering and production interact. Chapter 4 discusses the building of the factory
model used to analyze some of the operational policies within the fab. The results of the
analysis are discussed in Chapter 5 and Chapter 6 summarizes the key findings and
provides recommendations.
2. Background
2.1 Semiconductor Industry
The semiconductor industry, with sales of $140 billion in 1996, has been experiencing
incredible growth over the last decade. Since 1985, the industry has grown at an annual
rate of 20% and is expected to grow to over $316 billion by the year 2001. [2] This
phenomenal growth can be attributed to the growth of electronic system sales, a $851
billion market and to the dramatic increases in the performance of the microprocessor
over the last couple of decades. These improvements in semiconductor technology have
increased the demand for the product by stimulating a range of applications for both
business and personal use. [3] However, these improvements do not come without cost.
Moore's law predicts that the number of transistors on a microprocessor will double every
18 months. As the complexity of microprocessors continues according to Moore's law,
the cost of fabrication also rises due to the required equipment needed. In fact, gross
capital expenditures grew at an average rate of over 14% between 1982 and 1995. [4]
This, in part, is due to shorter product life cycles that force companies to retire their
capital assets and replace them with more expensive equipment to remain competitive. In
fact, Intel has modified Moore's law to create Moore's Law 2 that states that as the
sophistication of chips increases, the cost of fabrication rises exponentially. [3] As a
result of this complexity and the technology required, the cost per wafer on average has
more than doubled from 1983 to 1995. Fifty-three percent of the total cost of a chip is
attributed to manufacturing related expenses. [4] The rapidly increasing fabrication
facility costs beg the question of whether or not the revenues generated by the fab will be
enough to justify the costs. In order for companies to cover their fixed costs, companies
need to utilize their equipment set more effectively so that they are able to produce as
much product as possible.
2.2 Digital Equipment Corporation
Digital Equipment Corporation was founded by MIT engineers, Ken Olson and Harlan
Anderson in 1957 and is a leading innovator in the information technology industry. [5]
The company was started in Maynard, Massachusetts with 8,500 square feet of
production space and three employees. With the help of the $70,000 in venture capital,
Olsen and Anderson generated $94,000 during their first year with the sale of laboratory
and systems modules. Almost 40 years later, revenues have grown to over $13 billion.
Digital's first computer, the Programmed Data Processor (PDP-1) introduced the notion
that a computer could be used for individual use. Digital entered the semiconductor
business in 1974 with the introduction of MPS, Digital's first microprocessor. The VAX
computer family was introduced in 1977. This system encompassed not only a data
processing system but also a time-sharing system, which began the age of networking
computing. Digital was clearly a leader in the industry. [5]
The Alpha product was introduced in 1992 as Digital's program for twenty-first century
computing. Digital Semiconductor's current operating facility, Fab-6 was established in
1994 and is where the Alpha product is manufactured. The facility produces 200mm
silicon wafers with CMOS technology. The division's product line consists of not only
the Alpha microprocessor, but bridges, nets and strong-arm products as well. The facility
operates under a "One Bucket Model" in which manufacturing and development are
conducted in the same fab. The goal of this approach was to reduce the time to market
for the next generation of product by breaking down the boundaries between engineering
and manufacturing.
Digital began experiencing financial difficulties in the 1990's. It reported its first
quarterly loss ever in 1990 and a net fiscal loss in 1991. In 1992, Ken Olsen was replaced
as CEO of the corporation. In an effort to remain competitive, the company, under the
direction of the new CEO Bob Palmer, undertook numerous restructurings, layoffs and
plant closings. [6]. Today Digital is awaiting approval from the government for the sale
of its semiconductor operations to Intel and the remaining divisions of the company to
Compaq.
2.3 Fabrication Process
There are four main phases to the production of a microprocessor - wafer fabrication,
wafer probing, assembly, and packaging and testing. These steps are illustrated in Figure
1.
Silicon Wafer Wafer Die Assembly, Packaging
& Test
Figure 1: Overview of Fabrication Process
The first step of fabrication involves the growth of silicon from sand to form ingots.
Once the ingots have been formed, they are sliced to form smooth silicon wafers. These
silicon wafers are typically 150 mm to 200mm in diameter and usually proceed through
more than 300 operations to form integrated circuits (die) on a single wafer. This
manufacturing process is very complex as the wafers proceed to the same equipment set
multiple times in a clean environment. The wafers typically proceed through the fab in
lots of 24 or 25 wafers. The wafers can be processed as single wafers or in batches where
multiple lots are processed at once. The sequence of steps and the processing times at
each step varies for different products. There are 5 main process steps that are performed
on the silicon wafer. An overview of the fabrication process is shown below.
Figure 2: Sequence of Operations
The following sections describe each of the steps in more detail. The basis for this
information was gathered from Digital's training manuals. [7]
2.3.1 Photolithography
Photolithography is the process in which an image is transferred to the surface of the
wafer using light. The surface of the wafer is first covered with a photoresist film and
then ultraviolet light is used to transfer the pattern for a specific circuit layer from a
recticle or mask. The recticle is a glass plate with a chrome pattern that is specific for a
particular layer for a specific product. An alkaline solution is then sprayed onto the
wafers which removes the exposed photoresist film and leaves the unexposed portion
untouched. This process results in a pattern on the photoresist layer of the wafer and
protects the layers underneath the photoresist from subsequent operations.
2.3.2 Etch
The etch process removes the material on the surface of the wafer that is not protected by
the photoresist. This process can be achieved using either a wet or dry etch process. Wet
etch utilizes an acid while dry etch uses plasma to etch or remove the regions of the wafer
that are not protected by the photoresist film. The result is the well-defined pattern on the
wafer.
2.3.3 Ion Implantation and Diffusion
Ion implantation is a process, which alters the conductivity of the semiconductor. Ions
formed from dopants are accelerated and inserted into the silicon. These boron,
phosphoric or arsenic ions are injected in areas between transistors in the silicon substrate
to from P and N type sources, drains and channels in the substrate. The diffusion process
is used after implantation to ensure that the ions are uniformly distributed throughout the
desired area. This high temperature process is also used to grow a layer on the surface of
the wafer such as oxide.
2.3.4 Films
The films process involves applying materials to the surface of the wafer to create layers
which may be for insulating or conducting. These layers can be created through
oxidation or deposition processes. Oxidation is the process in which silicon dioxide is
grown on the surface of the wafer. This layer can be used for insulating layers, isolating
transistors, protecting areas of the transistor from dopants introduced during the implant
operation or it can be used to protect the completed integrated circuit from contamination.
The deposition of material onto the wafer can be performed through techniques such as
chemical vapor deposition or sputtering. These processes are used to also create
insulating layers and the metal layers that are used to make the electrical interconnection
between layers.
2.4 Wafer Probe, Assembly & Test
The wafer probe process is conducted after the wafer fabrication process. In this process
the electrical performance of each circuit is tested. The wafer is then cut to create the
individual die and the circuit is placed in packaging. A final test is performed on the
circuit before being shipped to the customer.
3. Digital's "One Bucket" Model
Digital's Fab-6 conducts manufacturing and development in one fabrication facility. This
is very different than the way they had run their development and manufacturing in the
past where only development work was conducted in the Hudson facility. Once the
processes were completely developed, the process would then be transferred to a different
fabrication facility dedicated to the production of the new product. Digital's goal with the
dual-purpose facility is to be able to accelerate the time of new products to market as well
as increase their manufacturability. Their vision is to have one toolset and one
development/manufacturing function so that the toolsets that the processes are developed
on become the same toolsets that manufacture the product. [8]
The following describes the division's process development and how manufacturing and
engineering are integrated.
3.1 Engineering Development Process
3.1.1 Organizations Involved in Technology Development
There are a number of organizations involved in the development of new products and
processes. Two of the primary groups involved are the technology development group
and the manufacturing group. The division's technology development group is
responsible for activities that include the design and integration of all new processes into
manufacturing. This group consists of engineers who investigate new technology for
future processes as well as project and module integration leaders who are responsible for
the development of CMOS process technology. Module leaders are the link between
design (of processes) and manufacturing and are responsible for the integration of new
processes into manufacturing. The development of the new technologies are broken
down into 4 critical modules:
* Isolation
* Transistor
* Dielectrics and Contacts
* Interconnect
Each module leader (responsible for one of the above modules) works with the designers
of the process to create the experiments needed to test the proposed processes. They then
work with manufacturing to implement the new processes. Once the processes are
completely defined, tested and qualified, they are turned over to manufacturing. Process
engineers within the manufacturing organization are then responsible for maintaining and
improving the performance of the processes.
There are also a number of support groups who interface with the manufacturing and
technology development groups. Industrial engineers work with both groups in
purchasing and installing all new equipment and then work with manufacturing to ensure
the equipment is utilized effectively. In addition, they work with manufacturing
management and planning groups to ensure the capacity of the fab is adequate based on
forecasted customer demands.
3.1.2 Roadmap of Engineering Development Process
Digital Semiconductor utilizes the National Technology Roadmap, which is prepared
under the sponsorship of the Semiconductor Industry Association (SIA) to develop their
internal technology planning. The Roadmap is created under the primary assumption that
technology will develop as Moore's law predicts. Digital uses the Roadmap as a guide in
defining the operational specifications for their next generation products. The map
focuses on leading edge silicon technology, which is required for CMOS integrated
circuits. It provides a common vision for the industry to help ensure the industry
continues to grow and maintain its historical trends. [9]
Digital sets it target ship date for next generation products based on the National
Technology Roadmap. To ensure the division remains competitive in the industry, this
date is scheduled so that the company will beat the shipment dates suggested by the
Roadmap for the given technology. The company follows an internal process
development schedule as shown in Figure 3. There are essentially two different types of
new process development: evolutionary and revolutionary. An evolutionary process, a
derivative of an existing process technology, typically requires less engineering tests to
develop since it is a modification (a shrink) of existing processes. Revolutionary
processes usually require more time to develop since it is the first time some process
features are being implemented or used. Typically, next generation products can be
ramped within 21 months. This time consists of one year of development time, six
months for prototyping and only three months to finalize the manufacturing process. [8]
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Figure 3: Process Development Timeline
Digital's first step in developing a new process technology is defining a high-level
specification for the new process. For instance, it might define elements such as the
thickness of the dielectric layers, the number of metal layers and the power supply
voltage. It is essentially a first pass at a specification for the next generation product.
Tests and simulations are then conducted to determine the feasibility of this first pass
specification which is then modified based on the results of the tests. To aid in the
development of the next generation product, a test vehicle or chip is created which can be
used for testing the new processes needed for the new technology. A test vehicle is a
wafer, which contains parametric structures such as capacitors, transistors and metal
layers, which is used to perform engineering tests within the fab. Its structure is designed
so that it is easier to analyze transistor performance and reliability than on a full product
chip. During this development stage, numerous engineering tests are conducted using the
test vehicle to create and refine a process technology. Once engineering tests indicate that
the new process has suitable yields, engineering begins finalizing the design of a
prototype product. A prototype is a product that is not qualified and therefore cannot be
sold to a customer. Prototype testing begins almost a year before the company hopes to
qualify the product.
The qualification process begins roughly when the prototype has met all performance and
reliability criteria. The qualification process is used to prove that the product is stable,
reliable and manufacturable. It is crucial that the company meet its qualification deadline
to remain competitive. At this stage, all specifications for each process must be
documented and the operators in the fab must be able to run the process without the aid of
engineering. Engineering tests continue almost to the end of the life of the product to
enhance the performance of the product. The following figure provides a synopsis of the
process development cycle for a new process technology.
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Figure 4: Process Development Cycle
Engineering tests are continually conducted on products and processes throughout their
lifecycle. Engineering tests, which are performed alongside regular production wafers,
are generated for three primary reasons:
* Next Generation Development Work: This testing is done to develop and qualify new
products and processes and spans all technologies including transistor, isolation, connect
and interconnect. Lots are also utilized for advanced research of processes that might be
used in the future. Module team leaders work in conjunction with one another and
process designers to develop the necessary new processes.
* Improving Current Generation Development: Once a process is qualified, engineering
development still continues. The purpose of this development work is to drive
performance enhancements such as increases in speed, reliability and yield.
* Improving Capacity: Process engineers are continually trying to improve the process
equipment in an effort to increase capacity, improve throughput times, improve yield or
reduce costs. Engineering lots are used to test and qualify any proposed enhancements.
The following graphs, based on historical data, show how the numbers of engineering
tests have varied over the life of a product for each module. The graphs were developed
using 1.5 years of data from two development projects that were at different stages of the
development cycle. The data was then merged to show approximately how tests vary
during the development process. The data was collected manually and is therefore
subject to inaccuracies. However, it can be used to roughly determine where and when
engineering tests might occur in the future.
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3.1.3 Information Flow between Organizations
The primary link between technology development and manufacturing are the module
team leaders. They work with the process engineers to ensure the process is
manufacturable and then work with them to implement the new processes. In addition to
this critical link, a representative from development and manufacturing meet each week
to determine the allocation of engineering lots between the two groups. This decision is
based on a number of factors. For example, if one of the modules, contacts, is
experiencing problems that might cause development to fall behind schedule, they might
receive the majority of lots allocated for engineering that week. It is the responsibility of
these two representatives to communicate the priorities of their respective organizations
and decide which projects or tests get priority. The number of lots that these groups are
allocated each week is fixed by manufacturing. However, this amount is frequently
negotiated with manufacturing management, which results in an increase in the number of
lots that engineering receives. This typically happens when either manufacturing is
experiencing problems with yield or equipment or when development is falling behind
schedule and needs more lots to get back on track.
3.2 Manufacturing Policies and Metrics
The manufacturing organization if broken down into four technologies:
* Photolithography
* Etch
* Diffusion
* Films
Each area has process equipment and operational managers who are responsible for
maintaining the equipment and the flow of material through each area. Every morning
the fab's operations manager reviews the performance of each area, focusing on WIP
levels, the number of moves (the number of lots moved by that area during each shift) and
any potential problems that an area is facing such as machines that are down. On a
weekly basis cycle time, WIP turns and line yield are reviewed and reported by
management.
Manufacturing produces a variety of different products using various process
technologies. This variation increases the number of setups and in general leads to
variability within the fab. The fab also runs four different types of material in the fab:
* Rocket lots
* Hot lots
* Normal production lots
* Engineering lots
Rocket lots receive the highest priority at each tool followed by hot lots. Rocket lots
require immediate processing at all tool groups and equipment is held open for the tool to
ensure that the lot does not wait. Hot lots are lower priority because these lots only move
to the front of the queue at every tool. Manufacturing management set limits on the
amount of these types of lots that can be in the fab at any given time. The purpose of
these lots are similar and are used for:
* Urgent orders
* Recovering scrap lots
* Engineering lots
* New products
4. Model Development
In order to analyze the effects that different policies might have on cycle time, capacity
and WIP, it was determined that a model incorporating a discrete event simulator would
have to be used. Analytical models would not be appropriate given the complexity of the
manufacturing process due to the re-entrant nature of the manufacturing flow.
4.1 Modeling at Digital Semiconductor
Digital was using a variety of different models and packages in different functional areas
within the division. The Industrial Engineering group used a package called Semity for
static capacity analysis while the Business and Operations Planning Group (BOPS) group
utilized a package called Factory Explorer package to perform costing analyses. The
division decided that it would it like to move toward one package that could
accommodate all the groups needs and would decrease the duplication of work that was
occurring. To perform the costing analysis, the Business and Operations Planning Group
required process flows and processing times for all the various products from the
industrial engineering group. This data was necessary because the division used a form
of activity based costing to allocate the costs associated with the fab to the various
product lines. Maintaining the two models was difficult and required a large amount of
energy from both groups. The division decided to use Factory Explorer for the
development of the new model because of its ability to perform capacity, cycle time and
costing analyses. The various tool and packages would be integrated as depicted in
Figure 9.
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Figure 9: Modeling at Digital Semiconductor
4.1.1 Semity
Semity is a modeling tool used to perform capacity analysis. The package utilizes a
database, which contains information such as the facility's product mix, process flows,
yield, run rate and tool availability. This information can then be used to analyze the fab's
capacity and its bottlenecks. The package also has the capability of calculating cycle
times using TEFEN'SUSA advanced proprietary application of queuing theory. Digital
used the tool to perform "what if" analysis for management.
4.1.2 Factory Explorer
Factory Explorer is an analysis tool that performs not only capacity analysis but also
costing and cycle time analyses. It utilizes an Excel-based interface, which makes it easy
to input the data necessary to construct the model. The package contains two analysis
engines, which are used for both static and dynamic simulations. The first uses analytic
formulas to calculate items such as factory level capacity, bottlenecks, and minimum tool
requirements. The second incorporates a discrete-event simulator, which predicts cycle-
time, work-in-process levels and inventory evaluation. [10]
4.2 Model Purpose
The goal of the model development process was to build a validated model that could be
used to answer the operational questions pertaining to engineering development work,
batching of the furnaces and hot lots. In addition, it was hoped that we would gain
enough familiarity with the Factory Explorer package to assess whether or not the
package could replace Semity to perform quick "what-if" analysis for management. A
cross-functional team was formed to build the factory level model. Our group was
comprised of industrial engineers, manufacturing engineers and planning engineers.
4.3 Model Inputs
Factory Explorer models are built using a number of different Excel worksheets, which
consist of a product, tools, operator and factory worksheets. There are also worksheets
for each process flow. The following table, Figure 10, describes some of the information
that is contained in each of the above sheets. Appendix A shows some sample input
sheets for the fab.
Sheet Information
Factory Fixed costs
Recurring costs
Space
Products Lot size
Release patterns
Tools Number of Tools
Tool Availability
Setups
Operators Number of operators
Operator interruptions (breaks)
Process Process Steps
Processing Times
Figure 10: Factory Explorer Input Sheets
4.3.1 Semity Information
The Factory Explorer model was initially built using data from the Semity model. The
data was downloaded to a Sematech testbed format and then loaded into the Factory
Explorer model. This information was limited to process flows, run rates and goal tool
availability but provided a starting point for collecting the necessary data.
4.3.2 Processing Times
Most of the processing times that were downloaded from Semity were run rates which
only accounted for a portion of the total cycle time for each process step. These times
were suitable for capacity analyses as they included only the time that a tool was busy
processing a lot and could not begin work on another lot. If these times had captured the
total time a lot takes from when a lot is started to when it was finished, the capacity of the
fab would be underestimated. Using the total time that it takes to completely process a
lot would not take into account the fact that some tools can begin processing another lot
before they have completed processing other lots. To accurately predict and model the
process flows, the times within Semity were updated to include the total cycle time for a
process step. Factory Explorer has the capability of modeling processing times in the
following formats:
* Time per Batch
* Time per Lot
* Time per Unit
In addition to the above three parameters, a load, unload and a delay time could be
modeled within the package. The delay time was used to model the time when a tool is
free to begin loading another lot but a lot or batch has not finished processing at the tool.
For example, sinks tools were modeled using the longest sink processing time as the per
batch processing time and the remaining time that was needed for processing was
modeled as a delay time. For instance, if the longest time a lot needed to be processed in
a tank is 25 minutes as shown below, the per batch processing time would be 25 minutes
and the remaining 30 (10+5+15) minutes would be modeled as a delay time. Semity
processing times only included the 25 minutes but to accurately model cycle times for the
products, the remaining times needed to be captured. The lithography tools, which have
three distinct parts: stepper, coater and developer, provide another example. To model
the processing times on these tools, the bottleneck step's processing time was used as the
model's per lot processing time. This time could represent the stepper, coater or
developer time and was based on the product and process step. The time it took for the
lot to be processed by the remaining two areas was modeled as delay time. Timing
studies were conducted to update the Semity information to ensure the accuracy of the
processing time for each step and each product.
Processing Time: 10 min Processing Time: 5 min Processing Time: 25 min Processing Time: 15 min
Lot Enters Lot Exits
Tank A Tank B Tank C Tank D
Figure 11: Example of Sink Processing times
4.3.3 Tool Availability
The tool availability information that was downloaded from the Semity model was based
on goal availability. These numbers were updated to reflect actual availability numbers
by collecting and analyzing historical data on the various toolsets.
4.3.4 Operator Information
The number of operators in each area (diffusion, lithography, etch and films) of the fab
was collected and included in the model. This information also included the average
number and length of breaks that the operators took. It was assumed that operators were
required for 100% of the processing time for metrology tools, 10% for batch tool and
25% for all other tool groups. These numbers where chosen based on input from the
industrial engineering group and production supervisors.
4.3.5 Dispatch Rules
The division used a version of the critical ratio rule to decide the priority of lots at each
tool. The lot with the smallest critical value is processed first. The definition used by
Digital is:
DueDate / Time - Current Date / Time
Critical Ratio = Remaining Processing Time
The following describes Digital's critical ratio in detail.
Value of Critical Ratio (C.R.) Meaning
C.R. = 1 Lot is on time
C.R. > 1 Lot is ahead of schedule
0.0 < C.R. < 1 Lot is behind schedule (the closer to zero,
the later the lot)
C.R. <= 0.0 Lot is behind and due date has passed
Figure 12: Definition of Digital's Critical Ratio
4.3.6 Engineering Development
Fab-6 is used for both production and development wafers. These development wafers or
engineering lots take time away from production lots as well as contributing in general to
the variability within the fab. In Digital's Semity model, engineering lots are assumed to
follow the same process flow as normal production material but processing times were
inflated by a factor of 1.25. As part of the development of the Factory Explorer model,
the accuracy of this factor was addressed.
Processing of an engineering lot typically requires the cassette of wafers be split up into
multiple cassettes at certain process steps. This is done so that different experiments can
be performed on each cassette so that they can be later compared to determine the optimal
process conditions. When engineering tests are performed at a tool, each cassette is
processed using different recipes, which is the set the processing conditions that the
wafers are subject to at the process step. After processing, the cassettes are typically
merged into one lot and proceed to the next operation in the flow. These tests can
increase the processing times at a process step due to the extra steps needed to isolate the
cassettes during testing. For example, if a lot is separated into two cassettes at a process
step, one receiving the standard recipe and the other receiving a non-standard recipe,
there might be extra load, unload and processing times involved. In addition to the
processing time variability for engineering lots, there is also variability in the frequency
of split activity that occurs at a tool. For example, an engineering lot that is released into
the fab might have an engineering split that occurs at two operations (an implant tool and
an etch tool) while the other 300 processing steps are not affected. The next lot might
have a split that occurs at three operations (furnace, photolithography and deposition)
while the other operations are not affected by testing.
Engineering flows were modeled by duplicating the process flow for each product in
which development was still occurring. To determine the extra time involved in
processing an engineering split, timing studies were conducted at the different tool sets
along with interviews with process engineers. Different tool groups are affected by
engineering splits in various ways. The following describes how some common tools in
the fab are impacted by engineering tests.
* Batch tools - Typically one of the engineering splits is a standard recipe and can be
batched with regular production material. The non-standard splits (those with non-
standard recipes) cannot be batched with regular production material and therefore
decrease the capacity of these tools.
* Serial tools - Some of these tools only have the capability to load and process one
cassette at a time. In this case, engineering tests require extra load and unload times.
There is also an extra "first wafer through time" for each non-standard split. This
time represents the time between when the last wafer of one cassette is processed until
the first wafer of the next cassette has finished processing (not including the load
time). This time accounts for the time that is lost by not running wafers continuously
through the tool. For example, suppose that a lot requires three different processing
recipes (three splits). If the load and unload time are five minutes each and it takes
the first wafer 15 minutes to complete processing then the extra time involved due to
this split is:
ExtraTime = (NumberofSplits - 1) * (Load + Unload + FirstWaferThroughTime)
ExtraTime = (3- 1) * (5+ 5+ 15) = 50 minutes
* Cluster tools - Some cluster tools have the capability of loading multiple cassettes
into a tool and processing the cassettes in different chambers simultaneously. In this
case there is no extra time involved with splits. Others don't have this capability and
the extra processing time is similar to that of the serial tool.
Probabilistic routing was used to model the additional processing times at operations
where engineering tests occurred. In order to determine which tool groups and operations
are affected by engineering tests, historical data (two quarters) was collected and
analyzed. This data was manually collected by reading the operator instructions for each
engineering lot stored in the facility' s WIP management system. The following chart,
Figure 13, depicts how many tests occurred for a tool group over a period of two quarters.
After analyzing the data and conducting interviews with engineers, it was determined that
splits would be modeled for the top 10 bottlenecks in the fab as well as tool groups that
experienced significant splits and were cycle time intensive. With over 50 tool groups in
the fab, it was decided that this would be an appropriate first pass at modeling
development.
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Figure 13: The Breakdown of Engineering Tests by Toolgroup
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4.3.7 Other Assumptions
Modeling is an iterative process. During the model development, a number of
assumptions were made to speed up the model development process. Some details that
were initially left out were later determined to be necessary after analyzing model outputs.
The following is a list of the assumption that were made during model development:
* No rework
* No lots on hold
* No fab wide shutdowns - fab is run 24 hours a day, 7 days a week
* Yield is linearly distributed across all process steps for a given
product. Actual product yields were used.
* No time constraints between process steps
* Setups only explicitly modeled on implant and film tools
* No rocket lots
* Time to failure and time between failure of tools are exponentially
distributed
* Weekly start rates are constant
* Mix of products held constant
* No Kanban system
* Only monitor wafers on films tools were modeled
4.4 Validation
After the Semity data was downloaded using the SEMATECH testbed format, a first pass
validation was performed to compare the output of the two packages. There were small
discrepancies in the results of the two models that were accounted for by the difference in
the way processing times were modeled in each package. The team was satisfied with the
results of the validation and believed that once the differences in modeling were
understood, the two packages yielded almost identical capacity results. Once all the
additional information was added to the model, a final validation of the model was
performed to compare the actual fab cycle times to the Factory Explorer model cycle
times. Figures 14, 15, 16 and 17 show the actual shipped cycle time of lots, the weekly
wafer start per week (WSPW) and the breakdown of WSPW. As the charts show, there is
a large range in the actual cycle times as well as the mix of products that were observed in
the fab. [11]
Figure 14: Fab-6 Shipped Lot Cycle Times
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Figure 15: Fab-6 Products Wafer Start Per Week Breakdown
The validation of the model against actual fab cycle times was difficult because of the
actual product mix and cycle times varied greatly. Three different product mixes were
run for the validation process. For each case, the product mix was held constant and the
simulation was run for three years with a one-year warm-up period. The charts on the
following pages show the results of the simulations for a particular product mix. The
straight lines represent the average simulation results from three replications. These
cycle times were approximately 20% lower than actual cycle times. The project team felt
that the results of the simulation were sufficiently close to proceed with analysis given
that the relative cycle times of the different processes were as expected and that changing
the product mix and volume of wafers resulted in expected changes in cycle times. In
addition, the queue times for the top cycle time tools was consistent with what was
occurring in the fabrication facility.
Figure 16: Simulation vs. Actual Cycle Times for Products 1 & 2
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Figure 17: Simulation vs. Actual Cycle Times for Products 3 & 4
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5. Results of Analysis
The Factory Explorer discrete event simulator was used to analyze and investigate the
impact that different furnace batching policies and non-standard material such as priority
lots and engineering lots have on a semiconductor facility's performance. In order to
understand the results of the simulation it is useful to understand queuing theory, a
framework that shows the relationship between cycle time and utilization. The following
section discusses this framework and the results of the analysis for each area of concern
mentioned above. All the results presented have been disguised by scaling cycle times
and WIP levels to protect Digital Equipment Corporation's proprietary information.
5.1 Theoretical Framework
Queuing theory is a framework that provides a relationship between utilization and cycle
times. Typical examples of queueing systems arise in service industries such as banks
where customers wait in a line or queue and wait for a teller (server) to become available.
This theory can also be utilized in a manufacturing setting where the manufacturing
facility or fab can be considered a network of queues. Lots arrive at a server (or machine)
with some arrival distribution and are then processed by the server. The arrival and
service process are characterized by the distribution of interarrival times and distribution
of the time it takes to process a lot. [12] An M/G/1 system models a case where the
arrival process is Poisson and the service process is unspecified. This model can be used
to illustrate how cycle times vary with different utilization levels. The relationship
between the number of lots in the system and the waiting time is necessary to determine
how utilization affects cycle times. Little's Law relates these two parameters as follows:
L = 2W
where L is the expected number of lots in the system in steady state, X is the arrival rate of
lots and W is the expected waiting time of a lot in steady state. Using Little's formula,
the relationship between the utilization of the server and the average length of time that
the lot spends in the system is determined as:
W = [- + I]S
2(1- p)
where p is the utilization rate and S is the expected service time. Figure 18 shows that as
the utilization of the server grows, the cycle time (W) grows non-linearly.
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Figure 18: Relationship between Cycle Time and Utilization
5.2 Impact of Batching
The analysis consisted of analyzing three different batching policies. As mentioned
earlier, a batching policy specifies how many lots must be ready for a furnace before the
machine begins processing multiple lots. The furnace tools have very long processing
times and can cause disruptions in the flow of WIP. Each analysis or simulation was
replicated three times and was run for two years with a one-year warm up period. Figure
19 shows for a given product mix, the effects that various batching policies have on
factory metrics as the loading changes. Each policy or control strategy was defined using
the Minimum Batch Size (MBS) strategy. Under this control strategy, a furnace waits
until the number of lots in the queue is at least as large as a predetermined minimum
batch size. The full policy waits until a full batch can be run, while the minimum policy
(MBS=1) waits until at least one lot is available for processing. The intermediate policy
shown in the graph illustrates cycle times for Digital's policy. This policy uses a higher
minimum batch size than the minimum policy and a smaller size than the full policy. At
low volumes, the full and intermediate batch policies result in higher cycle times than the
greedy (minimum) policy. For a full batch, cycle times are higher at lower loads because
the furnaces have to wait long period of times to begin processing. This occurs because
at low loads there is not a lot of WIP in the factory as shown in Figure 21. As loading
increases, cycle times begin to drop because there is more WIP in the system and
therefore the machine does not have to wait as long for lots of the same product type to
arrive. At some point, roughly 65% loading, cycle times begin to increase as loading
increases. This result is consistent with queuing theory; as the loading of the factory
increases, the cycle time of lots increases as well as WIP levels. The graph indicates that
the minimum batching policy provides the lowest cycle times at low loads but as the
loading of the factory increases, the difference between the policies becomes less
apparent. As the loading increases, there is enough WIP in the system that differences in
the three different policies are negligible. Lots are arriving to the furnaces fast enough to
essentially always run a full batch.
Figure 19: Cycle Times for Different Batching Policies
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Figure 21: WIP Levels for Different Batching Policies
Some diffusion operations require the wafer surface to be as clean as possible, that is free
of any particles. This process specification often dictates a maximum time that a lot is
allowed to wait after it has been cleaned by a sink process. If lots wait too long (longer
than the process constraint), the lots need to be reworked. This rework process entails
sending the lots back to the sink tools to be re-cleaned. This situation does not change the
capacity or cycle times at the furnace tools but does have an affect on the sink tools.
Unfortunately, Factory Explorer did not have the capability to model the time constraints
between some of the sink and furnace processes. Sensitivity analysis was conducted to
ensure that the results depicted above were accurate given the fact that his phenomenon
was not modeled. The model was rerun with a rework loop at the sink tools. This was
done to model the extra loading that these tools would receive due to the imposed time
constraints. The results indicated similar trends as those shown in Figure 19 and cycle
times were not significantly different. The results of this analysis are shown in Appendix
B.
5.3 Impact of Engineering
Digital's Fab-6 conducts regular production and engineering development all in the same
facility. Simulations were run to roughly determine the impact that this development
work has on regular production material. Historical data was used to determine which
tool groups were affected by engineering development as well as the extra processing
time involved during the engineering tests. All the simulation experiments that were
conducted were replicated three times and were run for two years with a one-year warm
up period. Figure 22 shows the results for three different simulation runs whose
percentage of engineering development varied from 0% to 30%. Each of the three cases
was run using the same number of wafer starts per week and the proportion of the
different products was kept constant to isolate the effect of engineering development.
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Figure 22: Effect of Engineering on Regular Lot Production Cycle Time
The graph shows that as the number of engineering lots started each week increases as a
percentage of the total wafer starts, regular lot production cycle times increase non-
linearly. The difference between cycle times for the cases where there were no
engineering and 14% engineering appears negligible. This can also be seen in the table
shown below. When the percentage of engineering lots started each week is greater than
14%, it appears that engineering lots have a significant effect on the regular lot average
cycle times.
No 14% 30%
Engineering Engineering Engineering
Weighted Average Cycle Time 0.687 0.703 0.904
Weighted 95% Cycle Time 0.849 0.827 0.973
Weighted Standard Deviation 0.042 0.041 0.026
WIP Level 0.640 0.706 1.000
Figure 23: Results of Analysis for a Given Product Mix
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However, the effect that engineering development has on regular lots cycle time is
dependent on the type of engineering work that is being conducted and the amount of
wafer starts per week. In the scenario shown above, numerous engineering tests were
being conducted on a particular tool group where the bottleneck occurred. Therefore, as
the number of engineering tests increased, the impact of the tests on regular lot cycle time
was more dramatic. As loading on the bottleneck tool increases, cycle times increase
because lots queue up in front of the tool waiting to be processed. Figure 24 depicts the
effect of engineering tests when the number of tests has been reduced on the bottleneck
tool. In this case, the same number of engineering lots is started each week but the
locations where tests occur have changed from the previous case. The graph shows that
as the number of engineering lots increases, regular lot cycle times are not as impacted as
much as in the previous case. This is primarily due to the fact that waiting time has been
decreased in front of the bottleneck tool. Figure 25 shows additional information for this
scenario. The table also shows that the WIP levels have decreased. This would be
expected since the time that lots wait to be processed at the bottleneck tool has been
reduced.
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Figure 24: Effect of Reducing Engineering Work on the Bottleneck Tool
No 14% 30%
Engineering Engineering Engineering
Weighted Average Cycle Time 0.800 0.811 0.883
Weighted 95% Cycle Time 0.989 0.959 1.026
Weighted Standard Deviation 0.049 0.048 0.043
WIP Level 0.640 0.699 0.835
Figure 25: Results of Analysis with a Reduction in Engineering Tests at Bottleneck
5.4 Impact of Hot lots
Simulations were run to investigate the effect that variations in the proportion of hot lots
have on cycle time of production material. In each of the simulation experiments, the
release rate for regular production material was held constant while the number of hot lots
released into the fabrication facility was varied. The number of priority lots allowed into
the facility at any time was held constant (constant WIP) for each simulation to mimic
Digital's policy. Therefore a new hot lot was not released into the fab until a lot of the
same priority completed processing. Each simulation was run for a period of two years
with a one-year warm-up period. In addition, each run was replicated three times and was
run at a utilization level of 87%. The proportion of hot lots was varied from 0% to
roughly 30% of the base case (no hot lots) WIP levels. The experiments indicated that
normal production cycle times increased as the number of hot lots increased, while the
cycle time of hot lots did not vary significantly. Figure 26 shows how cycle time varies
as the proportion of hot lots to WIP varies.
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Figure 26: Cycle Time Variation as Proportion of Hot Lot Varies
Figure 26 shows that as the number of hot lots allowed in the system at any given time
increases, the cycle time of regular production increases exponentially. As the proportion
of hot lots increases, the difference between the weighted-average cycle time and the
maximum cycle time also increases as shown in Figure 27. In this scenario, factory
loading increases as the proportion of hot lots increased. This can be seen in Figure 28
which shows that WIP levels dramatically increase as the number of hot lots allowed into
the system increases.
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Figure 27: Deviation of Average Weighted Cycle Time as the Proportion of Hot Lots
Increases
Figure 28: WIP Level Changes as Proportion of Hot Lots Varies
To isolate the impact that hot lots have on regular cycle time, experiments were
conducted in which factory loading was held constant. As the number of hot lots
introduced into the factory was increased, the release rate of regular lots was adjusted to
keep factory loading constant. The results of this analysis are shown in Figure 29 below.
Figure 29: Impact of Hot Lots on Cycle Time Holding Factory Loading Constant
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The graph shows that the magnitude of change in regular lot cycle time is smaller than in
the previous case although the trend is similar. This indicates that the majority of the
increase in cycle time in the previous case, Figure 26, was due to the increased loading.
However, Figure 29 shows that after the proportion of hot lot increases beyond 10%, the
slope of the line cycle changes and the effect on cycle time does becomes greater. This is
consistent with Fronckowiak et al [13] findings, which indicate that as the percentage of
hot lots increases beyond 20%, the cycle time effect on normal lots is more dramatic.
6. Recommendations
6.1 Operational Policies
The following summarizes the key finding for the operational policies studied in this
thesis and proposes recommendations based on the results of the simulations.
6.1.1 Batching Policy
In semiconductor manufacturing, a facility's batching policy is one of the critical elements
that drive wafer lot cycle times. The results of the analysis show that a considerable
improvement in cycle time can be achieved by using different control strategies for
different factory loads. The division's set Minimum Batch Size (MBS) strategy is
adversely affecting cycle times at low utilization rates. Lots are waiting too long to be
processed at the furnaces, which in turn increases the cycle time of the lots. The division
should implement a dynamic policy, which would help minimize the queue time of lots at
the furnaces. The greedy policy (shown as the minimum batch policy) appears to
minimize cycle times for all loads. Manufacturing could then use the average batch size
simulated for this policy as a guideline in determining the optimal batch size for each
load. Given the fab's loading, manufacturing should be able to assess the MBS strategy
that minimizes overall cycle times for the given product mix and report this information
to the operators who run the furnaces. Implementing this new policy should considerably
improve the performance of the fab at low utilization levels.
6.1.2 Engineering Material
It is difficult to explicitly determine the impact of engineering development on the
facility's performance. Its effect is dependent on what kinds and amounts of engineering
tests are conducted. For example, if tests are conducted on a bottleneck tool, the impact
can be very significant. This was evident in the case presented in the results. In the case
where 30% of the wafer starts were engineering lots, the average cycle time of regular
production material was significantly higher than the case where there were no
engineering lots. A large percentage of the tests during this experiment took place on a
tool that was one of the bottlenecks for the given product mix. However, when tests were
shifted to tools that were under utilized, the effect on average cycle times was minimal.
The Factory Explorer Model can be used as a management aid to set guidelines regarding
how many engineering lots should be allowed in the fab given the business needs. These
rules will be dependent upon the product mix since the bottleneck tools shifts depending
on which products are being manufactured. The development cycle also can impact the
guidelines. This is a factor because at different stages during the development of a new
process, different tools are being utilized to test and qualify the new process.
Periodically, the industrial engineering group should consult with management about the
amount of engineering lots that should be started given the business needs and metrics.
For example, if engineering is falling behind in the development process, the number of
engineering lots might need to be increased temporarily to ensure that the division
remains competitive in the future. This would impair manufacturing's ability to quickly
produce revenue-generating product. However, it might lead to the best overall result for
the division.
6.1.3 Hot lots
Discrete event simulation was used to determine the effects of hot lots on Digital's Fab-6
performance. The experiments indicated that as the percentage of hot lots to WIP
increased, regular lot cycle times also increased. However, the average cycle time of hot
lots essentially remained unchanged. Based on the results of the analysis, the division
should limit the percentage of hot lots allowed into the fab to between 10% and 20% of
WIP. The simulations indicated that after this level, cycle times of normal lots increased
significantly. However, there is a trade-off by limiting the amount of hot lots allowed in
the system. Hot lots give management the flexibility to meet unexpected customer
demands or the ability to replace lots that need to be shipped quickly but were scrapped.
Management ultimately must decide the appropriate amount of hot lots given the needs of
the entire business.
6.2 Modeling
6.2.1 Factory Explorer
One of the goals of this project was to assess the capability of the Factory Explorer
package. In particular, to determine whether or not Factory Explorer should replace
Semity, the static capacity tool that the industrial engineering group utilized to perform
"what if" analysis for management. The Factory Explorer Model proved to be a viable
tool for both capacity planning and discrete event simulations. The tool also has the
added benefit of having the capability of conducting costing analysis. This makes
communication and data management between the industrial engineering group and the
business and operations planning group (BOPS) easier because both groups would be
using the same models. If the industrial engineering group were to solely use the Factory
Explorer package, it would eliminate the need for data to be maintained in multiple
packages. In addition to simplifying data management between these two organizations,
the tool also has a number of capabilities that are not available in Semity. The discrete
event simulator would help the industrial engineers investigate different manufacturing
policies. Based on the results of experiments, recommendations can be made to improve
operational efficiencies within the manufacturing facility.
6.2.2 Tracking Engineering
One of the links that appears to be ineffective or missing is the link between the
technology development group and the industrial engineering group. The industrial
engineering group does not receive any information from the other groups regarding the
amount of engineering development that the division plans on conducting. This results in
inaccuracies in capacity planning because engineering development considerably reduces
the availability of tool groups during different stages of the development process. A
formal process should be established so that the technology development group
periodically informs the industrial engineers on the status of development. This lack of
communication already has resulted in the purchase of capital equipment that was not
required. For example, numerous engineering tests were being conducted on a diffusion
process tool that subsequently overloaded the tool. There was a lack of understanding
about why the tool was being overloaded which resulted in the division purchasing an
extra machine. If the industrial engineering group was involved, or at least informed as to
why and how long these tests would last, millions of dollars might have been saved.
Therefore it is crucial that this group become more formally involved in the development
process so that accurate capacity planning can occur. This link should be established
once the technology development group has defined a formal specification for the new
process. At this point, the development engineers should have an understanding of which
tool groups in the facility will be impacted by the development of any new process
features needed for the next generation process. Once this information is known, the
industrial engineering group should be formally notified of the technology group's
development plan. This communication link should drastically improve the industrial
engineering group's ability to perform capacity planning.
Historical data regarding where and when engineering tests were conducted was collected
and can be used by the industrial engineering group to aid in capacity planning for
engineering development. The data, shown in Figures 5-8 in Chapter 3, does not show
explicitly which tool groups are impacted by the tests but breaks it down into the number
of lots that each module used for development. The data was manually collected and is
not 100% complete or accurate. Each engineering lot that was processed in the
manufacturing facility has a purpose assigned to it. The purpose was then used to decide
which module the lot was used for. However, lots often have multiple purposes and
therefore the data is not complete. The division has no easy way of tracking where
engineering tests occur within the fab. The information used in the Factory Explorer
model to explicitly determine which tools engineering tests impacted was collected using
the facility' s WIP tracking system. The extraction of this data was very cumbersome and
was only performed for two quarters. However, this information could automatically be
tracked and stored in the facility's automated WIP management system. This information
could then be used by not only the industrial engineering group for planning purpose but
also by the development engineers as a more structured means for tracking their
development process.
6.3 Future Study
6.3.1 Operational Policies
The Minimum Batch Size (MBS) strategy analyzed is a static rule that is optimal given
only the current state of the system. However, if the wrong MBS strategy is chosen, the
system can perform poorly especially at low loads. [14] Fowler et al [15] uses the
information about future arrivals to improve the control of multi-product bulk-servers.
They utilize an algorithm called the Next Arrival Control Heuristic (NACH) to minimize
the average time lots spend in a queue. This ultimately has the effect of minimizing cycle
time since processing times are usually constant. This strategy uses information about the
next arrival to determine if the furnace should begin processing or wait for the next
arrival of lots. This approach resulted in lower cycle times than the MBS control strategy
and can easily be implemented into Digital's Rule Based Dispatch module of
Workstream.
The MBS approach analyzed here did not consider the costs associated with the low
utilization of the furnace servers. At low fab utilization rates, the results indicated that
the MBS=1 strategy should be implemented to optimize cycle times. However, this
results in low utilization of the furnaces. This could increase the amount of maintenance
required on each furnace, which might increase manufacturing costs. The furnace
maintenance requirements stipulate that after a given number of runs, parts of the furnace
must be replaced. Running a full batch means that you can process more lots before the
furnace is required to be shutdown for maintenance. A study should be performed to
understand the costs associated with low utilization rates to ensure that the trade-off
between fab cycle times and the utilization of the furnace is fully understood.
6.3.2 Model Improvements
The model that was created for this project contained a sufficient amount of data to
answer the questions posed. However, the model can be improved to include more set-up
information as well. This improvement would increase the usability and accuracy of the
model. The model also has to be updated periodically to account for the changes that
occur within the engineering development process. The data used to model engineering
development was for a particular stage in the development cycle. As development of the
new process proceeds, the location of where engineering tests occur will change. This
information needs to be updated to ensure that the model is as close to reality as possible.
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